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Abstract
We present a CAD framework for CMOL, a hybrid
CMOS/ molecular circuit architecture. Our framework
first transforms any logically synthesized circuit based on
AND/OR/NOT gates to a NOR gate circuit, and then maps
the NOR gates to CMOL. We encode the CMOL cell as-
signment problem as boolean conditions. The boolean con-
straint is satisfiable if and only if there is a way to map all
the NOR gates to the CMOL cells. We further investigate
various types of static defects for the CMOL architecture,
and propose a reconfiguration technique that can deal with
these defects through our CAD framework. This is the first
automated framework for CMOL cell assignment, and the
first to model several different CMOL static defects. Empir-
ical results show that our approach is efficient and scalable.
1 Introduction
In recent years, nanoelectronics has made tremendous
progress, with advances in novel nanodevices [18], nano-
circuits [1, 5], nano-crossbar arrays [2, 8, 12], manufacture
by nanoimprint lithography [10,19], CMOS/nano co-design
architectures [3, 9, 20], and applications [15–17]. Although
a two-terminal nanowire crossbar array does not have the
functionality of FET-based circuits, it has the potential for
incredible density and low fabrication costs [9]. Likharev
and his colleagues [9] have developed the concept of CMOL
(Cmos / nanowire / MOLecular hybrid) as a likely imple-
mentation technology for charge-based nanoelectronics de-
vices. Examples include memory, FPGA, and neuromor-
phic CrossNets [15–17].
In this paper, we present a framework for CMOL cell
assignment. We transform any boolean circuit based on
AND/OR/NOT gates to a circuit of NOR gates, and then
map the NOR gates to the CMOL architecture. We formu-
late the CMOL cell mapping task as a set of boolean con-
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Figure 1. Schematic I-V curve of a two-
terminal nanodevice (adapted from [9]).
ditions, and solve them through satisfiability. Prior work
on CMOL [9] was assigning cells by hand. Our technique
is the first automated CMOL cell assignment framework.
We further investigate various defect models for the CMOL
technology, and propose a reconfiguration technique that
can deal with all these defects through our cell assignment
framework. This is the first detailed study on numerous
CMOL defect models.
2 Background about CMOL
CMOL was originally developed by Likharev and his
colleagues [9]. The nanodevice in CMOL is a binary “latch-
ing switch” based on molecules with two metastable inter-
nal states. Fig. 1 shows the schematic I-V curve of this two-
terminal nanodevice. Qualitatively, if the drain-to-source
voltage is low during programming, the nanodevice will be
in the “off” state with a high resistance; if the applied volt-
age is greater than a certian value, the nanodevice will be
in the “on” state with a lower resistance. In the operating
mode, if the nanodevice is in the “on” state and the applied
voltage to the drain and source is greater than the threshold
voltage Vt, the I-V curve will be like the I-V curve of a finite
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Figure 2. Basic CMOL circuit. The nanowires
are on top of CMOS circuits, with pins
connecting CMOS upper-level metals and
nanowires. (adapted from [15]).
resistor. If the applied voltage is less than threshold voltage,
then the nanodevice is virtually in the “off” state. How-
ever, it is not certain yet how large the on-off resistances
are and how long the nanodevice can keep its programmed
state. From our previous analysis [6], for an aggressive as-
sumption of CMOL’s parameters with 6 nm nanowire pitch,
the nanodevice “on” resistance could exhibit a higher value
than that of a reasonable length of nanowire (e.g., 6 µm).
To avoid routing the critical signal path via multiple nan-
odevices is one of the synthesis and routing rules we need
to be aware of. In this paper, we address the CMOL cell
assignment problem with the understanding that routing be-
tween two cells through the nanowire fabric will involve one
nanodevice only (see Section 3.2).
Fig. 2 shows the basic CMOL circuit, especially the in-
terface between CMOS and nanowires. The pins connect
the CMOS upper-level metals and the nanowires. The nan-
odevices are sandwiched between the two levels of perpen-
dicular nano-imprinted nanowires. This unique structure
solves the problems of addressing much denser nanodevices
with sparser CMOS components. Each nanodevice is ac-
cessed by the two perpendicular nanowires which connect
to the nanodevice. The nanowires are in turn connected
by the pins which interface with the CMOS circuits. With
O(N) nanowires and pins, we could address O(N2) nan-
odevices.
Strukov and Likharev [14, 15] proposed the CMOL
FPGA idea to fully explore the regularity of the CMOL
architecture. Because the nanodevices are non-volatile
switches, the CMOL FPGA could program those nanode-
vices and route the signals from CMOS to the nanowires
and nanodevices, and back to CMOS again. All logic func-
tions should be done in the CMOS level. To further explore
the architectural regularity, they proposed cell-like CMOS
stucture, as shown in Fig. 3. In each cell, there is an inverter
in the CMOS level. One direction of nanowires receive sig-
nals from the outputs of the inverters in the CMOS level.
Those nanowires are OR’ed together with another direction
of nanowire according to the nanodevice configurations in
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Figure 3. CMOL FPGA example configuration
(adapted from [15]).
the nanowire level. The OR’ed signal goes to the inverter’s
input, which is on the CMOS level. This OR-NOT logic is
the fundamental logic of CMOL FPGA. Any combinational
logics should be expressed in the OR-NOT (or NOR) way.
For example, in Fig. 3, X,Y, F are three signals connected
with the three grayed cells’ output pins. With the illustrated
nanowire connections (brown lines) and “ON” nanodevices
(green dots), the logic expression is F = X + Y .
Based on Strukov and Likharev’s CMOL FPGA, Snider
and Williams [11] proposed field-programmable nanowire
interconnect (FPNI) with more conservative circuit param-
eters than CMOL FPGA’s, such as wider nanowires and
wider nanowire pitches, sparser crossbar arrays, and larger
pins. Moreover, the FPNI assumes combination of logic
gates (e.g., NAND/AND), buffers, flipflops in the CMOS
cell (or hypercell), which is similar to the concurrent CMOS
FPGA architectures. Although the area consumption of the
FPNI is larger than that of the CMOL FPGA, it shows at
least one order of magnitude of reduction in area compared
with CMOS FPGA [11]. And FPNI should be much more
practical for manufacturing than CMOL FPGA as projected
in 10 years [11].
Strukov and Likharev [15] presented the CMOL FPGA
and performed cell assignment task manually for simple
regular-structured boolean circuits. They also presented
a reconfigurable architecture [14] for CMOL FPGA, that
grouped CMOL cells to form lookup-tables (LUTs), which
can utilize existing (LUT-based) FPGA CAD tools.. How-
ever, that work also did not solve the CMOL cell assignment
problem. In this paper, we solve the CMOL cell assignment
problem via satisfiability and extend it as a reconfiguration
tool for various CMOL defects.
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Figure 4. Transform AND/OR to NOR gate
3 CAD Framework
The CMOL architecture presented by [15] is capable of
implementing a circuit of NOR gates, as explained in Fig. 3.
This means the logic synthesis front-end must present a cir-
cuit in terms of NOR gates. We can then place and route
these NOR gates on the CMOL cells. There are many logic
synthesis tools that can optimize boolean circuits based on
AND/OR/NOT gates, but there are not much recent work
on optimization of NOR gate circuits. In this section, we
first present a simple algorithm to convert any circuit of
AND/OR/NOT gates into a circuit of NOR gates. We then
describe how to do routing on CMOL cells and present
our satisfiability-based cell assignment method. We use an
adder as an example to illustrate our ideas.
3.1 NOR Gate Transformation
Given any boolean circuit in terms of AND/OR/NOT
gates, we want to transform the AND gates and OR gates
into NOR gates (NOT gates are considered as single input
NOR gates). The pseudo code is shown in Algorithm 1.
We use De Morgan’s law to convert AND/OR to NOR gate
(lines 3 and 5), also shown in figure 4. We then remove
stacked inverters in lines 8–14. We use fanin(u) to denote
the set of gates that drive the input of gate u. The double
for loop from line 15 to line 22 will remove duplicated in-
verters. Notice that the complexity of this double for loop
can be reduced if we hash all the gates based on inputs nets
(i.e., performance speedup).
Theorem 1 For any boolean circuit in the Product-of-Sum
(POS) format with at least one AND gate and all its inputs
driven by OR gates, Algorithm 1 will result in a NOR gate
circuit with the same number of NOR gates as the number
of (AND/OR/NOT) gates in the original POS circuit.
Proof: The AND gate will be converted into a NOR gate
with inverters at its input. Similarly, the OR gates will be
converted into NOR gates with inverters at the output. Since
all OR gate outputs are connected to the AND gate and all
AND gate inputs are driven by OR gates, we will end up
with inverters driving inverters which can be easily elimi-
nated. Hence the number of gates remains the same.
Algorithm 1 Convert AND/OR/NOT to NOR/NOT
Require: Input: Circuit K with AND/OR/NOT gates
Ensure: Output: Circuit K with NOR/NOT gates
1: for each gate g in K do
2: if g is AND gate then
3: convert g to NOR with inverters at its inputs
4: else if g is OR gate then
5: convert g to NOR with inverter at its output
6: end if
7: end for
8: for each inverter u in K do
9: {v} = fanin(u)
10: if v is inverter then
11: disconnect the output net n of u
12: connect n to the input net of v
13: end if
14: end for
15: for each inverter u in K do
16: for each inverter v in K do
17: if (u 6= v) ∧ (fanin(u) = fanin(v)) then
18: disconnect the output net n of v
19: connect n to the input net of u
20: end if
21: end for
22: end for
3.2 Routing
Routing between CMOL cells is pre-determined by the
nanowire fabric. Each CMOL cell has one output nanowire
and one input nanowire which are orthogonal to each other.
The input nanowires for all CMOL cells are oriented in the
same direction (parallel), and the same property is true for
all the output nanowires. Hence, there is only one intersec-
tion between the output nanowire of one CMOL cell and
the input nanowire of another CMOL cell. If we want to
connect these two cells, we need to program the nanodevice
at the corresponding intersection to be “ON”. For exam-
ple, in figure 3, the output nanowire of cell X and the input
nanowire of cell Y has a unique intersection shown on the
left side of the figure. By turning the corresponding nan-
odevice ON or OFF, we can connect or disconnect the route
from X to Y respectively.
According to [15], there are periodic breaks in the
nanowire fabric, such that each input/output nanowire has
a fixed length based on the period. Hence each CMOL cell
can only be connected to a limited number of neighboring
CMOL cells. The set of CMOL cells that can be connected
to the input of a particular cell X is called the input con-
nectivity domain of X . Similarly, the output connectivity
domain refers to the set of cells that can be connected to the
output of X .
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Although the input/output connections between any two
CMOL cells through the nanowire fabric is pre-determined
and limited by the connectivity domain, it is still possible
for one cell to communicate with cells outside its connec-
tivity domain. For example, cell A send its output to cell
B (which is within the connectivity domain of A), and then
cell B can send its output to cell C (which is inside the
connectivity domain of B but outside the connectivity do-
main of A). However, some physical constraints may pre-
vent people from using this idea for timing critical paths [6].
In addition, the CMOL architecture implements the NOR
logic (or NOT gate for single input case), we may have to
use two intermediate cells (i.e. two inverters) to maintain
the same logic polarity. This idea is similar to buffer in-
sertion in traditional ASIC CAD flow. For the rest of this
paper, we assume that these types of connecting through
multiple CMOL cells is handled by the generation of logic
circuit, which can be done through logic synthesis.
3.3 CMOL Cell Assignment
We are given a collection C of CMOL cells, the number
of cells in this collection is ||C||. Each CMOL cell is as de-
scribed in Figure 1 of [15]. These CMOL cells can come in
rectilinear fashion as described in Fig. 3 but our satifiabil-
ity formulation does not require them to be of any regular
shape.
We assume that each CMOL cell c ∈ C can be connected
to a set D(c) of CMOL cells, where
D(c) ⊂ C
An example for D(c) is the “connectivity domain” as de-
scribed in section 3.2. Notice that the “connectivity do-
main” described in [15] has a regular pattern around the
neighborhood of each CMOL cell c. But the D(c) in our
satisfiability formuation can be arbitrarily any subset of
CMOL cells which does not require them to have any reg-
ular pattern. Figure 5 illustrates such non-regular-patterned
connectivity domain.
We are given a NOR gate circuit K , which can be pro-
duced by Algorithm 1 or other methods. We can represent
the circuit K as a graph K = (G,E) where G is the set of
nodes and E is the set of edges in the graph. The nodes G
corresponds to the gates in the circuit, whereas the edges E
corresponds to the nets (gate-to-gate connections) in the cir-
cuit, i.e., E = G×G. For ease of denotation, we will refer
to the gates as G and the nets as E respectively. Notice that
(g, g′) ∈ E if-and-only-if the output of gate g is connected
to the input of gate g′ for all gates g, g′ ∈ G. We have:
∀g, g′ ∈ G.{((g, g′) ∈ E)⇔ (g ∈ fanin(g′))}
The CMOL cell assignment problem is to place the cir-
cuit K on C such that each gate will occupy one-and-
only-one CMOL cell, and the input-output connectivity of
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Figure 5. An example of connectivity do-
main without a regular pattern. The input
(blue nanowire) of CMOL FPGA cell D4 (blue-
colored cell) is connected with 23 output
nanowires (brown nanowires) from 23 neigh-
bor cells (pink-colored cells).
each NOR/NOT gate in the assigned CMOL cell c falls
within the “connectivity domain” D(c). We can describe
the CMOL cell assignment problem mathematically as an
injective function P :
P : G→ C
where
∀g, g′ ∈ G.{(P (g) = P (g′))⇒ (g = g′)} (1)
∀g, g′ ∈ G.{((g, g′) ∈ E)⇒ (P (g) ∈ D(P (g′)))} (2)
We now propose a satisfiability-based (SAT) approach
for solving the CMOL cell assignment problem. We first
introduce a set of boolean variables to encode the various
possibilities of placing NOR gates to CMOL cells. We then
formulate the boolean constraints to characterize the injec-
tive nature of the mapping and the CMOL requirements.
Let pcg be a Boolean variable that represent the assign-
ment of gate g on CMOL cell c, where g ∈ G and c ∈ C.
Since each gate must be assigned to at most one CMOL
cell, we have:
∧
g∈G


c1 6=c2∧
c1,c2∈C
¬(pc1g ∧ pc2g )

 (3)
In addition, each gate must be assigned to at least one
CMOL cell:
∀g ∈ G · ∃c ∈ C · pcg (4)
We cannot assign two or more gates to the same CMOL
cell:
∧
c∈C


g1 6=g2∧
g1,g2∈G
¬(pcg1 ∧ pcg2)

 (5)
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Figure 6. Logic circuit for a full adder
The connected gates in the circuit must be placed within
the connectivity domain:
∧
(g1,g2)∈E

 ∧
c2∈C

(¬pc2g2) ∨
∨
c1∈D(c2)
pc1g1



 (6)
We construct a satisfiability formula by conjuncting all
the above constraints (3), (4), (5), (6). We feed all the above
constraints to a SAT solver. The solution that satisfies the
conjunction is the cell assignment result.
We can introduce more constraints to address practical
issues of the cell assignment problem. For example, our for-
mulation so far allows any NOR gate to be assigned to any
CMOL cell, as long as it fits all the above constraints. How-
ever, under certain situations, we want to prevent the assign-
ment of a certain gate g to a subset C′ of CMOL cells. To
handle such cases, we simply have to set the boolean vari-
able pcg to be FALSE, where c ∈ C′. We can then propagate
constants through the boolean formulations and simplify the
problem.
Notice that the cell assignment method presented here
is designed to address technology-specific issues for the
CMOL architecture at the lowest design module level. A
top-down hierarchical approach of both global placement
and detailed placement techniques should be used for large
designs.
Contemporary SAT solvers are architected to terminate
early as soon as any solution is found. If no solution exists,
the SAT solver will search all possible cases and essentially
prove to us that the problem is unsolvable. Notice that if
there are more than one solutions to the problem, the SAT
solver tend to finish very fast. Satisfiability has been used to
solve a variety of problems [7,13]. Many commercial CAD
tools in industry also use SAT solvers in their CAD flow.
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Figure 7. CMOL implementation for a full
adder
3.4 Example: Adder
We first experiment with a simple full adder as an exam-
ple. Figure 6(a) shows the logic structure of a full adder in
product of sum format. The adder has 3 inputs (A, B, Cin)
and 2 outputs (Sum,Cout). Using our transformation tech-
nique in section 3.1, we converted the logic circuit to NOR
format as shown in figure 6(b). We then feed the NOR cir-
cuit to our CMOL cell assignment tool, and specified a 4×5
region with the following restrictions:
• inputsA and B must be located at the left 3 cells (only
2 are needed)on the top row;
• input Cin must be located at the right column at the
second cell from the bottom up;
• output Cout must be located at the left column at the
second cell from the bottom up (corresponding row
with Cin);
• output Sum must be located within the left 3 cells at
the bottom row; and
• all other gates must be located within the lower left
3× 4 CMOL cell region.
All these restrictions are fed to the SAT constraints by set-
ting the corresponding cell assignment variables to be con-
stant.
The result is shown in figure 7. For each CMOL cell,
we use a red dot at the lower-left (and a blue dot at the
upper-right) to indicate the output (input) terminals, respec-
tively. The lines connecting the dots are corresponding to
the interconnection between the NOR gates in figure 6(b).
Notice that these lines are simple logic connection indica-
tors, and should not be confused with the nanowire crossbar
which should be regularly oriented at an angle relative to
the square array of the cells.
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4 Defect Tolerance
There are many possible causes of defect to the CMOL
implementation as illustrated in figure 8. In the figure, we
use nw1, nw2, . . . to denote the nanowires, and d1, d2, . . .
to denote the nanodevices, respectively. The nanodevice d4
(colored gray) is defective, like a pre-programmed “OFF”
(stuck-open). The nanodevice d6 (colored green) has a
different defect, like a short-circuit. It is pre-programmed
“ON” (stuck-closed). d1, d2, d3, d5 are non-defective (col-
ored pink). They can be programmed “ON” or “OFF” by
the user.
Given CMOL cells X , Y , and F in figure 8, and as-
suming there are no defects, we can implement F =
NOR(X,Y ) through nw1, nw3, nw5, d4, d6. If nanowire
nw1 is broken (defect), we have to use CMOL cell A in-
stead of X , and program d5 “ON”. So F = NOR(A, Y ),
where A replaces X . If d4 is stuck-open, then it doesn’t
matter nw1 is broken or not, we cannot connect cells X
and F . In this case, we can either use A to replace X like
above, or we can use B to replace F , and enable d1 and d3,
such that B = NOR(X,Y ), where B replaces F .
In general, we can foresee the following types of defects
for the CMOL architecture:
1. A (input/output) nanowire for a CMOL cell is broken
into two or more segments. Hence the CMOL cell
may not be able to connect to all other M CMOL cells
within its input/output connectivity domain or radius r
(where M = 2r(r − 1)− 1). In this case, the CMOL
cell is still useful but its connectivity domain should be
modified into a different shape.
2. The nanodevice connecting two perpendicular
nanowires (let’s say the output nanowire of cell A and
input nanowire of cell B) is stuck-at-open. In this case,
the connection from A to B through this nanodevice is
broken. But these two CMOL cells can still be used.
We simply have to modify the connectivity domains
such that A is outside the input connectivity domain
of B, and B is outside the output connectivity domain
of A.
3. The nano-device connecting two perpendicular
nanowires (let’s say the output nanowire of cell A and
input nanowire of cell B) is stuck-at-closed. In this
case, A will always be in the NOR gate input of B. To
optimize the CMOL cell usage, we have two choices:
• Do not use cell B, but cell A can still be used if
we desire.
• Assign a NOR gate in cell B, and assign one of
B’s inputs to cell A.
4. Something else is wrong with a CMOL cell randering
this cell to be usuable, including (but not limited to)
the following:
• the input/output terminal connecting the CMOS
layer and the input/output nanowire is broken
• the CMOS inverter is broken
Notice that prior work [15] is mainly focused on our de-
fect type 2 above. This paper is the first attempt to address
various other types of defects.
We can formulate the above 4 defects using satisfiability
constraints.
For defect types 1 and 2, the input/output connectivity
domain for the CMOL cells related to the defect should be
modified. Notice that our cell assignment formulation in
section 3.3 does not assume any regularity for the connec-
tivity domains, so it can be modified to arbitrary shape de-
pending on the defect.
For defect type 3, the CMOL cell A will always be one of
the NOR gate input for CMOL cell B. We need to make sure
that any node g with no fanin (i.e. primary input) cannot
be assigned to cell B. This can be easily done by setting the
corresponding cell assignment variables at cell B to FALSE.
pBg = 0 (7)
for all g ∈ G where fanin(g) = ∅.
We also need to make sure that any gate assigned to cell
B must have one of its input placed at cell A.
(¬pBg1 ) ∨
∨
g2∈fanin(g1)
pAg2 (8)
for all g1 ∈ G where fanin(g1) 6= ∅.
For defect type 4, we cannot assign any gate to the de-
fective CMOL cell. Hence we must set the cell assignment
variable of every gate at that cell to FALSE.
pcg = 0 (9)
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for all g ∈ G, and c is the defective CMOL cell.
Given a manufactured CMOL device with some known
defects, and an initial mapping (most likely done before the
manufacturing) that did not take those defects into account,
we need to reconfigure the CMOL device to work around
those defects. We can use the following algorithm for the
reconfiguration:
Algorithm 2 Reconfiguration
1: find all assigned cells that conflicts with the defects
2: repeat
3: compute the center of mass of all conflicts
4: cut a small region R around the center of mass
5: repeat
6: enlarge the region R
7: redo cell assignment in R to avoid conflict
8: until cell assignment is successful
9: until no more conflicts
Our algorithm takes advantage of the idea that many de-
fects in the real world tend to be clustered together. So we
use a center of mass computation to focus our reconfigura-
tion region on the affected cells.
5 Experiments
Besides the adder example, we conducted experiments
on ISCAS benchmarks. For each design, we first carve out
the combinational logic, i.e., convert all inputs/outputs of
latches (or sequential elements) to primary outputs/inputs
respectively. We then run the SIS sweep operation to sim-
plify the circuit (and remove redundant gates). We convert
the circuit to NOR gates using the simple algorithm in Sec-
tion 3.1. To make sure that our logic transformations are
correct, we formally verified the logic correctness of the
transformation results using equivalence checkers. Finally,
we assign the NOR gates to CMOL cells using our method
in Section 3.3. The CMOL cell region for each design was
choosen to be a square shaped (or nearly square) territory
where the number of cells is slightly more than the number
of NOR gates in the circuit. We also put special restric-
tion so that the primary inputs/outputs are located around
the perimeter of the square region. We use the connectiv-
ity domain with radius r = 9 as specified in [15]. We ran
our satisfiability constraints through the MiniSAT [4] solver
to generate the cell assignment. All experiments are per-
formed on Linux with a 1.5GHz Intel Pentium 4 CPU with
3GB memory. Table 1 summarizes our experiments. The
inputs/outputs column shows the primary inputs/outputs af-
ter carving out the combinational part of the benchmark de-
sign. The cells column shows the number of NOR/NOT
gates that need to be assigned to CMOL cells. The X and
Y dimensions show the size of the cell assignment territory.
Table 2. Reconfiguration Experiments
Circuit σ = r3 σ =
2r
3
s208 0.26 0.12
s298 0.11 0.42
s344 0.21 0.31
s349 0.26 0.45
s382 0.18 0.25
s386 0.14 4.00
s400 0.02 0.61
s444 0.01 0.48
s510 0.12 0.06
The vars and clauses indicate the size of the CNF generated
for the satisfiability formulation. The time column indicates
the CPU seconds that the MiniSAT took to solve the prob-
lem.
For defect tolerance, we inject the various defects men-
tioned in section 4 to the cell assignments in Table 1. For
each design, we first pick a randomly generated location
(x0, y0), and then compute a probability density function
pdf(x, y) for each location using the Gaussian distribution.
pdf(x, y) =
1
σ
√
2pi
e−
(x−x0)
2+(y−y0)
2
2σ2
This probability density function is used to control the in-
jection of defects. For each defect type, we generate a ran-
dom floating point number rand() between 0 and 1 at each
location where the defect can happen. The defect is injected
if rand() ≤ pdf(x, y). The cumulative SAT solver runtime
that Algorithm 2 took for each design is shown in Table 2.
6 Conclusion
In this paper, we present a CAD framework for
the CMOL architecture. We transform any netlist of
AND/OR/NOT gates to a NOR gate circuit, and then map
the NOR gates to CMOL cells. Our CMOL cell assignment
is based on satisfiability and it can generate the assignment
if and only if the solution exists. We also present a model
for various types of defects under the CMOL architecture,
most of which has never been studied before. We present
a reconfiguration technique that can deal with all these de-
fects through our CAD framework. This is the first work on
automated CMOL cell assignment, and the first to model
and tolerate several different CMOL defects. Our experi-
ments indicate that our reconfiguration technique is fast and
scalable.
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